I. INTRODUCTION
DC-DC converters with pulse width modulation are time varying, non-linear circuits that are usually modeled by small-signal averaging models. The state-space representation combined with the average technique of modeling results in the state-space averaging modeling [1] . The advantage of this approach is the inclusion of LC output filter in modeling process. The PWM Switch is a methodology similar to linear amplifier circuit that the basic idea is modeling only the switching elements of the power stage to obtain an equivalent circuit of these elements called the PWM Switch Model [2] . These models were developed for continuous and discontinuous conduction operation, and the continuous conduction mode (CCM) model is often used for control design.
After having formed the small signal representation of the power stage [3] , the feedback controller to regulate the output voltage can be designed with the following objectives: zero steady state error, fast response to changes in the input voltage and the output load, low overshoot, and noise immunity.
Voltage mode control and current mode control are two traditional control techniques [4] . The transient response of voltage mode control exhibits good noise immunity. However, its dynamic behavior is governed by complex poles. Current mode control improves the transient response characteristics by feeding back the inductor current. Two types of control have been established: 1) Peak current mode control that is popular and has been used for decades; 2) average current-mode control. The drawbacks of the former are its inherent instability when the duty ratio is greater than one half and the need for a stabilizing ramp to overcome the problem. The advantages of average current-mode control are the ability to control the average inductor current, the improvement of noise immunity, the lack of need for an additional stability ramp circuit [4] . Both peak current-mode control and average current-mode control structures are more difficult and expensive to implement compared to voltage mode control. In addition, the classical definition of bandwidth is not clear in the design of these controllers [5] , [6] .
The averaging models predict a control-to-output voltage transfer function with a complex pole pair (resonance) whose analysis for design of a suitable controller become a challenge based on a trial-and-error procedure. The k-factor is a simple and effective method for dealing with plants having complex dynamic behavior. It is a mathematical tool that eliminates the trial-and-error process to tune the controller as is normally done in classical controllers designed with the well-known root locus method. To use this method, stability criteria must be reviewed since the concepts of phase boost and bandwidth are treated as fundamental variables to obtain stability [7] .
Mixed voltage-current mode control has already been developed and it has given better control performance than the standard PI voltage control approaches [8] , [9] . It was shown in [8] , [9] that using a state block diagram to represent the dynamic behavior of a system, one can readily identify how the state variables are cross-coupled and how it is possible to decouple, i.e. cancel the effects of these variables on each other. Such state space decoupling controllers become easier to synthesize and they can be completely designed based on their bandwidth or zero/pole locations.
The subject of this paper is propose a systematic state space decoupling control structure, with easy implementation, moderate cost and satisfactory dynamic responses, based on bandwidth. To design the controllers, a state block diagram of the converters was derived. In [10] the authors showed the basic principles of the proposed technique applied to buck converters, and a comparison to the classical k-factor approach showed a faster transient response with lower overshoot and no oscillation. In this paper the proposed technique is applied to the buck converter operating in discontinuous conduction mode, and the disturbance rejection properties are analyzed. It is also shown how the disturbance rejection is improved by using disturbance input decoupling.
II. SMALL SIGNAL ANALYSIS OF BASIC SECOND ORDER DC-DC CONVERTERS
The buck converter power stage with pulse width modulator is depicted in Fig. 1 . During normal operation, the switch Q is repeatedly switched on and off with the on and off times governed by the control circuit. This switch action causes a train of pulses at point A which is filtered by the LC output filter to produce a dc output voltage. and are parasitic elements representing the equivalent series resistances (ESR) of the capacitor and inductor, respectively.
The duration of the ON and OFF states in continuous conduction mode (CCM) is given by (1) and (2), where D is the duty cycle set by the control circuit, and is the time of one complete switch cycle.
Applying the principles of steady-state converter analysis [4] and assuming that switch, diode and inductor resistance voltage drops are small enough to be ignored, the voltage conversion relationship for output voltage can be determined by (3) , where is the input voltage of the buck converter. The steps to do small signal analysis of the system for small changes around the dc steady state operating point to obtain the buck converter transfer function using state-space averaging approach are detailed in [3] . 
(c) Introducing small ac perturbations and separation into ac and dc components;
(d) Determination of the operating point (11), and transfer function (12).
Utilizing the four steps above, the control-to-output voltage transfer function of the buck converter can be obtained and expressed by (13).
where:
Repeating the previous steps for boost and buck-boost converters, one obtains the control-to-output voltage transfer functions presented in Table I . with .
The general approach to design voltage regulator for dc-dc converters is to define the compensator necessary to obtain the desired phase margin and crossover frequency for the closed loop system. This design is based on the transfer functions of the converters, and, in general, results in compensators with second or third order transfer functions. One of the classical tools used to design voltage regulators for dc-dc converters using the converter transfer function is the k-factor [7] .
III. STATE SPACE DESIGN USING DECOUPLING
Another way to design a regulator for a system is to look at its state space block diagram instead of its transfer function. The state space block diagram shows explicitly how the state variables are cross-coupled, and this is important when designing a controller exploiting the physical features of the system.
A. State Block Diagrams of Basic 2 nd Order Converters
To obtain the average model, state block diagram of a buck converter, one uses the state space average matrixes generated by (5) and (6) for each state (on and off) of the power switch in CCM [10] . The differential equations written from these matrixes, including small variations of the load, are given by (14), (15) and (16).
Where ̃ , ̃ represent small variations around the operating point of the inductor current, and load/output current (disturbance), respectively;
, represent small variations around the operating point of the capacitor voltage, and output voltage, respectively. The parameters and gains are defined in Table II .
Using (14) -(16) the buck average state block diagram, including the load current disturbance represented by ̃ , can be depicted as shown in Fig. 2 . It must be noted that ̃ is included to aid in the analysis of the disturbance rejection. For the design of the regulator, it is set to zero. Using the same procedure, and defining the parameters and gain showed in Table III , the average model, state block diagrams of boost and buck-boost converters can be obtained as presented in Fig. 3 . For buck-boost converters, a block with the duty cycle D must be placed before the input shown in Fig. 3 . The same procedure can be used to derive the state space block diagram of any converter. For example, the state block diagram of the forward converter is similar to that depicted in Fig. 2 , except that the turns ratio of the transformer must be included. 
B. State Space Decoupling
State space decoupling is a technique that uses state space feedback to decouple the cross-coupling among states, resulting, in general, systems with better dynamic properties [8] - [10] . It will be used in this paper in the design of controllers for dc-dc converters.
As an example, by analyzing the state block diagram of the buck converter (see Fig. 2 ) it is clear that the capacitor voltage and inductor current states are cross-coupled. If it is possible to measure the capacitor voltage, this cross-coupling could be eliminated. However, it is impossible to exactly decouple it because the only variable that can be measured is the output voltage, instead of the true capacitor voltage. Applying a positive feedback as depicted in Fig. 4 , it is still possible to decouple, i.e. cancel the coupling between the voltage and current states.
The system poles, initially complex, move to the real axis, located at and . In general,
(equivalent series resistance of the inductor) is a small value (parasitic element), and the dominant pole (p 1 ), related to the inductor current, moved to a position closer to the origin of the complex plane. This is because of the link between ̃ and through the resistor . This is an interesting feature of doing the decoupling by using the output voltage, and emphasizes the potential use of a simple proportional controller for current, especially for the cases where 0. Furthermore, the current and voltage states can be analyzed independently, as depicted in the decoupled state space block diagram of Fig. 5 . It is important to notice that even with the state space decoupling of Fig. 5 , the use of just a PI regulator does not improve the performance of the closed loop system. In general, just a PI regulator for the output voltage results in complex closed loop poles. To solve this problem it is necessary to use cascaded current and voltage regulators. Designing an inner current regulator whose bandwidth is much larger (at least one decade) than the voltage one, the system bandwidth could be located wherever desired by defining the voltage outer loop bandwidth since the current regulator block could be considered approximately ideal. 
C. State Space Controller Serial Tuning
Because it is possible to analyze each state independently (after decoupling the cross-coupling), the block diagram used to tune the inner current controller loop is shown in Fig. 5 . As noted earlier, a P regulator can be used for this state. In this case,
. By defining this controller bandwidth as (Hz), the gain can be calculated using (17). 
When the current inner loop is tuned for much higher bandwidth than the voltage outer loop, its dynamics are nearly independent of the voltage loop, making it possible to tune the voltage loop using the simplified state block diagram shown in Fig. 7 . The current loop is approximated by a unity gain, and a PI voltage controller is used. To design the voltage regulator, the PI controller zero ⁄ must be selected. One commonly used approach is to cancel the plant pole, in this case . Using this choice and defining the voltage controller bandwidth as (Hz), the gains of this regulator are calculated using (18) and (19).
For the case of the boost converter, the state space feedback decoupling can be done as shown in Fig. 8 . Differently from the buck converter where the decoupling is not a function of the operating point, in this case the decoupling depends on G 3 that is a function of the operating point duty cycle D. The design of a P regulator for current loop of this converter is based on (20), where R 4L = R 4 -R 5 G 3 /G 1 . This design can also be done using simple root locus analysis.
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IV. DISTURBANCE REJECTION PROPERTIES
One way to look at the disturbance rejection properties of a converter is to plot the magnitude of the output admittance frequency response, | ̃ / |. This frequency response is normally called dynamic stiffness [9] . From Fig. 2 , the dynamic stiffness for the average operating point model of the buck converter is described by (21). It is desired for a system to have infinite dynamic stiffness (DS), in other words the system completely reject any load variation. In general this is true at high frequencies since most of the physical systems do not respond to fast disturbance variations. For the case of the buck converter the dynamic at high frequencies is a combination of the load level (represented by the load resistor R) and the ESR of the capacitor ( . Specifically its value tends toward / 1/ , and will be infinite only if 0. At low frequencies the DS tends toward / 1/ . For the converter parameters and operating point shown in Table IV , the DS is plotted in Fig. 9 . In order to reject any low frequency disturbance, the regulator must be designed in order to improve the DS in the low frequency region.
̃ (21)
In order to verify the effect of the regulators on the DS of the buck converter the regulators were design with the inner current loop bandwidth set to 10 kHz, and the outer voltage loop bandwidth set to 1 kHz. The result is plotted in Fig. 10 along with other controllers for comparison. The improvement is the DS at low frequency is evident (curve buck + regulators) and is infinite at zero frequency. One of the advantages of controlling the inductor current is the possibility to implement to implement various forms of disturbance input decoupling (DID) [9] . If it is economically feasible to measure the load current then it can readily be decoupled. In general, the load current is measured in converters in order to protect against short circuit. Fig. 11 shows one form to implement load current disturbance decoupling. In this case, it is necessary to measure the load current variation around the operating point. The DID is implemented using the load current variation as an additional input to the current regulator. So the system will be able to reject load disturbances up to the current regulator bandwidth. The DS of the converter with the regulators and DID is also presented in Fig. 10 . It is observed a clear improvement in the DS in frequency range up to the current regulator bandwidth. 
V. SIMULATION RESULTS
In order to evaluate the performance of the state space controller proposed in this paper, a set of simulation experiments were carried out using the buck converter with the parameters and specifications showed in Table IV. In the case of the state space controller, the inner current loop bandwidth was set to 10 kHz. The outer voltage loop bandwidth was set to 1 kHz. The cross-coupling decoupling shown in Fig. 4 was done using the rated input voltage of 12 V. Several situations were simulated: 1) startup; 2) input voltage variation; 3) load current variation. ms. The state space controller is practically insensitive to input voltage variations, despite the fact that the crosscoupling decoupling was done using the rated input voltage. This voltage is not measured, and therefore it cannot be dynamically updated in the analog circuitry used for the decoupling. The settling time t s = 0 because the voltage change was smaller than 2 % of the final value. → 2 A) at t = 2.5 ms. Actually, another resistor was switched on in parallel to the load resistor R, and the equivalent output resistor value was decreased to half of its original value. Because the load current is a function of the output voltage, the load variation was not exactly a step variation. Instead, the variation is similar to those observed in the output voltage of Fig. 14. In the figure it is presented the output voltage and current variations with (regulators + DID) and without DID. As expected the t s = 800 µs when the DID is not implemented. However, it is clear the improvement in the disturbance rejection when DID is implemented. The output voltage is almost insensitive to the load variation. The t s = 0 because the voltage change was smaller than 2 % of the final value. The simulation results showed that the proposed state space controller has the expected behavior. Because the current and voltage states were decoupled, it was possible to design the two loops to nearly independently control each state. A proportional controller was used for the inner current loop, and a PI controller for the voltage outer loop. The combination results in the system possessing dominant 1 st order dynamics. Furthermore, the dynamic stiffness of the system is improved when DID is implemented.
VI. EXPERIMENTAL RESULT
The experimental results were carrie prototype with similar parameters to tho simulation. Except for the parasitic element capacitor, MOSFET, and diode, the fundam were the same. However, the measured ESR and capacitor, at 20 kHz, were the same as th Table IV ( 85 Ω and 72 Ω ) used for the measurements operates at spec and 20 kHz was the closest to the switchin in the circuit. Four tests were performed: 1) voltage variation; 3) load variation with and operation in discontinuous conduction mode The state space controller for the buc implemented using the circuit shown in Fig  measurement is based on a Hall effect senso represented by v I in Fig. 15 . The meas represented by v o and the reference volta current loop bandwidth was set to 10 kHz, loop bandwidth was set to 1 kHz. Using thes the circuit components presented in Table I parameters were calculated and are shown resistors R 1 , R 7 , R 11 and R 16 are selected to r of input bias current of the op-amps. Fig. 17a shows the behavior of without DID, and Fig. 17b show implemented. The behavior of both the simulation results, the state sp having significantly better disturba The output voltage variation was ap settling time of t s ≅ 900 µs for t without DID (Fig. 17a) 17b ). As predicted in the simulation results, variation is not exactly a step change becaus of the output voltage. Since the output vo more significant when DID is not implem variation in this case (Fig. 17a) is initially case where DID was implemented. Howev initially bigger load variation the controlle DID presents better disturbance rejection pro
The model presented in section II and converter was derived for CCM. Because t converter is based on the operating point changes significantly when the converter discontinuous conduction mode (DCM), it check the behavior of the converter in this m The same four tests performed for t implemented. In the case of the start u converge with t s ≅ 1.2 ms, with an overshot same variation in the input voltage, the co was similar to CCM (practically insensitive variations). And Fig. 18 shows the resp variation (100 mA → 200 mA). Because the so small the output voltage is practic Nevertheless, the results show that the pr works in both modes of operation. 
VII. CONCLUSIONS
In this paper, a state space decoupling c for dc-dc converters was presented. Usi analysis, the equations of the converters wer the state space average differential equations the average model, state space block developed. These block diagrams show, in how the state variables (capacitor voltag current) are cross-coupled and how it is pos the interaction between states and thus s robust converter controllers.
State space decoupling was applied to a resulting in a system with real poles. W locations and the decoupled cross-couplin , the load current se it is a function ltage variation is mented, the load smaller than the ver, even with an er response with operties.
III for the buck the design of the t and the model is operating in is interesting to mode of operation.
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